

What is claimed is:

1 1. A process for integrating an alignment mark and a
2 trench device, comprising the steps of:

3 providing a substrate having a device region and an
4 alignment mark region;

5 forming a first trench in the device region and a
6 second trench in the alignment mark region,
7 wherein the second trench has a width larger than
8 the first trench;

9 forming a trench capacitor in each of the low portion
10 of the first and second trenches;

11 forming a first polysilicon layer on the trench
12 capacitor in each of the first and second
13 trenches;

14 forming a second polysilicon layer overlying the
15 substrate and filling in the first trench and
16 simultaneously and conformably forming the second
17 polysilicon layer over the inner surface of the
18 second trench; and

19 removing the second polysilicon layer and a portion of
20 the first polysilicon layer on the alignment mark
21 region and simultaneously leaving a portion of
22 the second polysilicon layer in the first trench
23 on the device region by an etch back process.

1 2. The process as claimed in claim 1, wherein the
2 substrate is a silicon wafer and the alignment mark region
3 is at the scribe line of the wafer.

1 3. The process as claimed in claim 1, wherein the
2 trench capacitor comprises:

3 a bottom electrode formed in the substrate around each
4 of the lower portions of the first and second
5 trenches;

6 a top electrode disposed in each of the lower portion
7 of the first and second trenches; and

8 a capacitor dielectric layer disposed between the
9 bottom and top electrodes.

1 4. The process as claimed in claim 1, wherein the
2 first polysilicon layer has a thickness of about 2000Å to
3 4000Å.

1 5. The process as claimed in claim 1, wherein the
2 second polysilicon layer has a thickness of about 2000Å to
3 4000Å.

1 6. The process as claimed in claim 1, wherein the
2 etch back process comprises a polishing treatment to remove
3 the second polysilicon layer overlying the substrate.

1 7. The process as claimed in claim 6, wherein the
2 polishing treatment is chemical mechanical polishing.

1 8. A process for integrating an alignment mark and a
2 trench device, comprising the steps of:

3 providing a substrate having a first trench and a
4 second trench, wherein the second trench serves
5 as the alignment mark and has a width larger than
6 the first trench;

7 forming the trench device in each of the low portions
8 of the first and second trenches;
9 forming a first conductive layer on the trench device
10 in each of the first and second trenches;
11 forming a second conductive layer overlying the
12 substrate and filling in the first trench and
13 simultaneously and conformably forming the second
14 conductive layer over the inner surface of the
15 second trench; and
16 removing the second conductive layer and a portion of
17 the first conductive layer in the second trench
18 and simultaneously leaving a portion of the
19 second conductive layer in the first trench by an
20 etch back process.

1 9. The process as claimed in claim 8, wherein the
2 substrate is a silicon substrate.

1 10. The process as claimed in claim 8, wherein the
2 trench device is a trench capacitor.

1 11. The process as claimed in claim 10, wherein the
2 trench capacitor comprises:

3 a bottom electrode formed in the substrate around each
4 of the lower portion of the first and second
5 trenches;

6 a top electrode disposed in each of the lower portions
7 of the first and second trenches; and

8 a capacitor dielectric layer disposed between the top
9 and bottom electrodes.

Client's ref.:91120

Our ref:0548-9154US/final/王琮郁(spin)/ Steve

1 12. The process as claimed in claim 8, wherein the
2 first conductive layer is a polysilicon layer.

1 13. The process as claimed in claim 12, wherein the
2 first conductive layer has a thickness of about 2000Å to
3 4000Å.

1 14. The process as claimed in claim 8, wherein the
2 second conductive layer is a polysilicon layer.

1 15. The process as claimed in claim 8, wherein the
2 second conductive layer has a thickness of about 2000Å to
3 4000Å.

1 16. The process as claimed in claim 8, wherein the
2 etch back process comprises a polishing treatment to remove
3 the second conductive layer overlying the substrate.

1 17. The process as claimed in claim 16, wherein the
2 polishing treatment is chemical mechanical polishing.